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A CMOS Analog Continuous-Time 
Delay Line with Adaptive 
Delay-Time Control 
Absrracr -A CMOS analog continuous-time delay line has been devel- 
oped composed of cascaded first-order current-domain all-pass sections. 
Each all-pass section consists of CMOS transistors and a single capacitor. 
The operation is based on the square-law characteristic of an MOS 
transistor in saturation. The delay time per section can either be controlled 
by an external voltage or locked to an external reference frequency by 
means of a control system which features a large capture range. Experi- 
mental verification has been performed on two setups: an integrated 
cascade of 26 identical all-pass sections and a frequency locking system 
breadboard built around two identical on-chip all-pass sections. 
I. INTRODUCTION 
NALOG delay lines are useful elements in signal A processing circuits such as adaptive filters. Charge- 
coupled device and switched-capacitor solutions are well 
known [1]-[3]. A drawback of these discrete-time circuits 
is the necessity of clocking and the occurrence of aliasing 
effects. A continuous-time approach may be attractive, 
particularly if the delay per section can be controlled 
electronically. 
However, due to the dependence of time constants of 
continuous-time circuits on temperature- and process- 
dependent values of monolithic components such as capa- 
citors and transistors, some extra circuitry is required to 
control the delay time. In [4]-[7] several techniques have 
been described whch lock the performance of a filter to an 
external reference frequency. A similar approach is used 
here. 
A delay-line section has to fulfill two important proper- 
ties. First, the modulus of the transfer function has to 
equal unity over a broad frequency range, and second, the 
phase shf t  has to depend linearly on frequency in order to 
provide a frequency-independent group delay. A first-order 
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all-pass filter with a transfer function 
1 - JwRC 
H (  J w )  = 
1+ jwRC 
satisfies the first condition, while the second condition is 
approximately true. The argument of H (  j o )  is 
a rg(H(  j w ) )  = -2arctan(wRC) (2) 
and the associated group delay is 
2RC 
1 + ( u R C ) ~  ' D ( o )  = (3) 
For 
( u R C ) ~  << 1 (4) 
the group delay is approximately constant. Hence, for 
band-limited signals a first-order all-pass filter may per- 
form as a delay section. By cascading two or more first- 
order all-pass sections, with taps at the output of every 
stage, a tapped delay line is obtained. 
The incorporation of frequency locking techniques re- 
quires that the RC products of the filter sections have to 
be adjustable. Recently a class of analog CMOS circuits 
has been presented based on the square-law characteristic 
of an MOS transistor in saturation [8]. This class com- 
prises, among others, voltage-controlled linear V -  1 and 
linear I- V convertors, which lend themselves very well to 
realizing the desired time constants. In Section I1 it is 
shown how a voltage-controlled all-pass filter may be 
constructed using these circuits. Section 111 describes the 
delay line, and Section IV explains the time-delay control 
system. In Section V an analysis is given of errors that can 
occur in the performance of the all-pass filter and the 
control system. Section VI presents experimental results 
and Section VI1 finishes the paper with some conclusions. 
11. A FIRST-ORDER ALL-PASS ECTION 
Writing the all-pass transfer function (1) as 
1 
1 + JwRC H (  j w )  = 2 -1 
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Fig. 1. The current invertor 
the all-pass function is split into two basic functions. The 
first term in ( 5 )  is a low-pass filter transfer function with a 
dc gain of two, and the second part represents a simple 
invertor. An analog CMOS current invertor circuit, which 
can provide both functions, has been described in [8] and 
is shown in Fig. 1. All transistors operate in the saturated 
region and the working of the circuit is based on the 
MOST square-law characteristic. The circuit features a 
linear input resistance 
1 
R =  2K( v, - 2K) (6) 
and furnishes an output current 
(7) 
V1,I = K(V2 -w2 (8) 
I = I '  =-I. 
out out in. 
Provided that 
the circuit can handle positive as well as negative input 
currents. 
With a capacitor connected between input and ground, 
as indicated by the dotted lines in Fig. 1, the current 
invertor is modified into a current domain low-pass filter 
with transfer function 
- 1  
H (  j o )  = 
1+ jwRC (9 )  
where R is given by (6). Note that R ,  and also by means 
of R ,  the group delay D ( w )  in (3) may be electronically 
controlled via V2. A low-frequency gain of two may be 
obtained by adding the currents of the two output stages 
of Fig. 1. The all-pass filter function ( 5 )  can now be 
obtained by combination of a current invertor and a 
low-pass filter section in the way as shown in Fig. 2. 
The first current invertor has three outputs. The first 
output ( M 3  and M 5 )  provides an auxiliary output current 
Zoutl (tap output). The second output ( M 6  and M 7 )  con- 
tributes directly to the output current of the all-pass filter 
( loua) nd realizes the second term in (5) .  The third output 
( M 8  ancl M 9 )  is connected to the input of the second 
current invertor. This second current invertor has a low- 
pass transfer function by action of the capacitor connected 
between input and ground. The double output branch of 
the second current invertor (M15-Ml8) is connected to 
the output of the all-pass filter and provides the invertor 
with a gain of two. This realizes the first term in ( 5 ) .  
Transistors M12 and M14 serve as an auxiliary output 
( IOut2). All MOS transistors have identical geometry. 
111. THE DELAY LINE 
By cascading several all-pass sections, as given in Fig. 2, 
a delay line is obtained. The auxiliary output of the first 
current invertor ( Ioutl, k )  of each of the all-pass sections is 
used as a tap, The transfer function H,( j w )  from the 
input current of the first stage to the output current 
of stage k is given by 
For band-limited signals, satisfying condition (4), the delay 
time t d , k  from input to the kth tap may be approximated 
by 
f d , k  = 2(k - 1)RC.  (11) 
The transfer function H L ( j w )  from the input current to 
the auxiliary current output lout,, is
1 - j o R C  ,-' 
l +  jwRC l +  j o R C  ' 
k =1,2 , .  . * ,n. (12) 
l i  i H,'( jw)  = 
The transfer functions described by (12) are Laplace trans- 
forms of Laguerre functions, which may be used advanta- 
geously in adaptive transversal filters [9]. As the relation 
between input current and input voltage of each stage is 
linear, both types of transfer functions are also available in 
the voltage domain at the gate of transistor M1 and the 
gate of transistor M11 of the k th stage. 
IV. THE DELAY-TIME CONTROL SYSTEM 
Adaptive tuning of the delay time is possible by using 
the V2 terminal. We will use an indirect tuning scheme [7] 
with one all-pass section as a reference filter as shown in 
Fig. 3. The functioning of this scheme is as follows. A 
reference signal with amplitude A and an accurately de- 
termined frequency wref is fed into the input of the all-pass 
section and the input of a multiplier. The all-pass section 
will produce an output signal Vou, of the same amplitude 
but with a phase shift given by (2): 
v,,, = A sin ( oreft + p ) (13) 
with 
o r &  i 2 K ( v, - 2y)  p = - 2 arctan 
The output signal of the all-pass section is fed to the same 
multiplier as the input reference signal. The multiplier 
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Fig. 2. The first-order all-pass circuit. 
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Fig. 3 .  Time-delay control system 
produces an output signal V, containing two components: 
V, = B COS ( p ) - B COS (2 Oreft + p ) (15) 
in which B is determined by the amplitude of the input 
signal A and the multiplying constant of the multiplier. 
The multiplier is then followed by an integrator with a 
large time constant with respect to the reciprocal of the 
reference frequency. The second term in (15) is filtered out 
and will be neglected in this discussion. What remains is 
the first term in (15), a dc component. If the multiplier is 
connected correctly with respect to the sign of the inputs, 
the integrator will change its output signal V2 in such a 
way that the dc component of (15) vanishes. In this 
situation the phase shift p of the all-pass filter is exactly 
90" and the pole-zero frequency of the all-pass section is 
tuned to the reference input frequency. 
The behavior of the system may be studied by finding 
an expression for the voltage V, at the output of the 
multiplier as a function of the control voltage V,. Sub- 
stituting (14) into (15) and neglecting the second term in 
(15) we obtain 
with 
WrefC V2* = 21: + -
2 K  
1 Iout2 
0 8 0  IO 0 2 0  
+ 
v'?* " 2  [ V I  
Fig. 4. The error voltage at the output of the multiplier as a function of 
v2 . 
the voltage V, for wluch the all-pass filter generates a 
phase shift of 90" for a given reference frequency. The 
voltage Vo is plotted in Fig. 4 as a function of V, accord- 
ing to (16) for V2* = 5.0 V. This curve shows that in 
principle the system will always lock to the reference 
frequency irrespective of the initial value of V2 and the 
value of the reference frequency. In practice, however, 
has to be within a range, determined at the lower side by 
the deterioration of the circuit behavior due to weak 
inversion [SI and at the upper side by the supply voltage. 
Nevertheless the capture range of the system should be 
very large. 
V. ERROR ANALYSIS 
A .  The All-Puss Section 
The all-pass transfer function (1) is realized by adding 
the output signal of a low-pass filter with a low-frequency 
gain of two and the output signal of a current invertor, as 
described by (5) .  Transistor mismatch and channel-length 
shortening may lead to deviations of the low-frequency 
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TABLE I 
MEASURED RESULTS FOR 26TH-ORDER ALL-PASS FILTER 
6 0  8 0  
10 5 
3 2 6  2 6 9  
1 6 7  0 8 5  
1 9 6  2 7 9  
- 1 5  + 0 6  
4 5  3 0  
0 0 7 9  - 
97 79 
Supply Voltage 
Bias Current Ib 
Bias Voltage V2 




RMS Noise volt (100Hz 300KHz) 
RMS Max inu volt (THD=l%) 
gains of these circuits and hence of the desired transfer 
function. We can analyze the effect of mismatch on the 
transfer function by assuming the low-frequency gain of 
the low-pass filter to be 2 +  Alp and the low-frequency 
gain of the current invertor -(1+ Aci) ,  with Alp and Acf  
being the deviations of the low-frequency gains. The trans- 
fer-function (1) is now written as 
( l + A l p -  A c f ) - J u ( l + A c f ) R C  
H (  ju) = . (18 )  (1  + j w R C )  
-1; 
m A  13 3 6 66 
Us 8 1  1 0 6  
dB - 2 9  - 2 4  
dB 3 7  4 7  
mV 0 115 0 0 9 9  
mV 360 300 
As we can see, the pole frequency is not influenced. The 
zero frequency, however, is shifted, which means that the 
amplitude of the transfer function is not equal for all 
frequencies anymore. The low-frequency gain becomes 
Ifm I = (I+ Alp - ACO (19) 
I w ( 4 l =  ( 1 + A C f h  (20) 
whereas the high-frequency gain is 
For use in a delay line we can tolerate only a small 
deviation from unity. If we allow the modulus of the 
transfer function of the delay line to be in the range 
0.5 < I H , ( j w )  I < 2.0, (21) 
and k = 26, we obtain the following restrictions for Alp 
and A c f :  
max( larp - A,,[ ,  lAcfl)  < 0.027. (22) 
This means that, in our situation, a deviation of the 
low-frequency gains of the current invertor and the low- 
pass filter of 2.7 percent may be tolerated. 
B. The Delay-Time Control System 
Mismatch, offsets, and other nonidealities in the subcir- 
cuits of the control system (Fig. 3 )  may lead to a deviation 
of the effective pole-zero frequency weff, from the desired 
frequency set by the reference frequency U,[. It can be 
shown that 
Fig. 5. Step response (lower trace) of the 26-stage delay line. The circuit 
is biased at Vz = 7.18 V. The input signal (upper trace) has a magnitude 
of 0.4 V with a leading and a trailing edge time of 2.0 ps. Thc 
horizontal scale is 10 ps per division. The output load resistance was 
360 0.  
where 
V,, multiplier output offset voltage, 
V,, multiplier x-input offset voltage, 
V,, multiplier y-input offset voltage, 
C multiplier constant, 
V,, integrator input offset voltage, 
A ,  integrator low-frequency gain, and 
Vinfnr signal amplitude at the input of the integrator. 
As usually both input offset voltages are small, the 
product of both voltages is small with respect to the output 
offset voltage and may be neglected. Important is a low 
multiplier output offset voltage, a low integrator input 
offset voltage, a high integrator low-frequency gain, and a 
high signal level at the input of the integrator. For this 
reason an XOR circuit with two comparators is sometimes 
used instead of a multiplier (see also Fig. 12). In this 
situation (23) still holds with 
and 
In this case special arrangements can be made to minimize 
K O ,  as will be explained in Section VI. 
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Fig. 6. (a), (b) Transfer function of the total filter biased with Vz = 7.18 V; the dc current is 80 pA in each branch, 480 p A  
in each section, and 13.3 mA in the total filter. 
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Fig. 7. (a), (b) Transfer function of the total filter biased at Vz = 7.18 V. 
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Fig. 8. Phase shift of the total filter as a function of frequency at 
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Fig. 9. Group delay as a function of the bias voltage vz. 
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Fig. 10. Low-frequency gain (1 kHz) as a function of the bias voltage Fig. 11. The relative output noise level at Vz = 7.18 V. The reference 
level in this measurement is the signal level at which a THD of 1 




Fig. 12. Breadboard realization of the control system. Both all-pass sections are on the same chip. 
VI. RESULTS OF MEASUREMENTS 
Experimental verification has been performed on two 
setups: an integrated cascade of 26 identical all-pass sec- 
tions, acting as a continuous-time delay line, and a 
frequency loclung system breadboard built on breadboard 
around two identical on-chip all-pass sections. Both the 
delay-line and the two separate all-pass sections have been 
realized in the retrograde twin-well CMOS process of the 
University of Twente. Although all circuit schemes show 
NMOS transistors in the core of the circuits (transistors 
M1LM3 and M7 in Fig. l), PMOS transistors were used 
to be able to reduce the body effect by connecting the 
source of each transistor to its own substrate well. The 
PMOST threshold voltage is - 0.6 V. All transistors (in all 
circuits) have the same geometry: W = 40 pm and L = 
20 pm. 
Table I shows the measurement conditions for the 26th- 
order all-pass filter for five different bias currents. Fig. 5 
shows the step response of the filter biased at V, = 7.18 V. 
At this bias voltage the bias current in each branch is 
80 PA, in each section 480 PA, and in the complete filter 
13.3 mA. The delay time is 8.1 ps. 
For the same bias condition (V, = 7.18 V) the transfer 
function of the complete filter is measured. The results are 
shown in Fig. 6. Fig. 7 shows the same results for a smaller 
frequency span. 
Fig. 8 shows the phase shift of the complete filter as a 
function of frequency at several bias currents, whereas Fig. 
9 shows the group delay as a function of the bias voltage. 
Fig. 10 shows the low-frequency gain at 1 kHz of the 
total filter as a function of the bias voltage V,. 
The noise spectrum has been measured between 1 and 
300 kHz; Fig. 11 shows the results. The reference level (0 
dB) in this measurement is defined as the input level at 
which the total harmonic distortion (THD) of the total 
circuit (26 stages) equals 1 percent. 
The measurements on the delay-time control system 
have been performed on a breadboard setup with the 
electrical scheme of Fig. 12. This is basically the setup of 
Fig. 3. The multiplier has been realized with CA3140 op 
amps, used as comparators and an XOR circuit. The output 
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Fig. 14. The frequency at which the second all-pass filter has a phase 
shift of 90" as a function of the reference frequency. The control-loop 
voltage V2 is also shown. In this measurement C<,, = 2.2 nF  and 
C,,z = 1.5 nF. 
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Fig. 15. The control-loop voltage V2 as a function of temperature. 
of the XOR circuit is connected via R ,  to two diodes to 
limit the voltage swing at the input of the integrator and to 
make the setup less susceptible to supply voltage varia- 
tions. The integrator consists of R,, C,,,, and a CA3140 
op amp. Both all-pass sections are on the same chip. 
ALLPASSl is used in the loop as a reference filter whereas 
ALLPASS2 may be used for signal processing. The capaci- 
tors C,,, and Cup, are external capacitors. The supply 
voltage in this setup is 10 V whereas the ground level is 5.0 
V. This setup functions very well. The system always locks 
to the reference frequency as long as V2* (see (17)) is 
within certain limits: 2.1 V < V,* < 8.0 V. The lower limit 
is in this case determined by the operation region of the 
integrator. The upper limit is set by the supply voltage. 
The following measurements have been performed on 
the circuit of Fig. 12. The loop voltage V, has been 
measured as a function of the reference frequency. Fig. 13 
shows the results measured with C,,, = 10 nF. The scheme 
works properly for reference frequencies in the range 
500-1950 Hz. 
The performance of the ALLPASS2 filter (Fig. 12) has 
been determined in the following way. The frequency f S 0  
at which the ALLPASS2 filter exhibits a phase shift of 90" 
has been measured as a function of the reference frequency 
fief. The result is shown in Fig. 14. This measurement has 
been performed with Cop, = 2.2 nF and CO,,, = 1.5 nF. The 
theoretical results are plotted as a solid line. The figure 
shows a close agreement between theory and measure- 
ments. In this figure the loop voltage V, is also plotted. 
Finally the loop voltage V2 has been measured as a 
function of temperature; the result is shown in Fig. 15. 
During this measurement no change could be observed in 
the transfer function of the ALLPASS2 filter. 
VII. DISCUSSION 
Fig. 6(a) shows an approximately flat (3.8-dB ripple) 
amplitude response of the 26 sections for frequencies up to 
1.5 MHz. This amounts to 0.14-dB ripple per section in 
this frequency range. With respect to the phase linearity, 
however, the input signal frequency has to be limited to a 
smaller range. Equation (3) predicts a nonlinearity of 2 
percent for signals with o < 0.2/RC which amounts to 176 
kHz for V, = 7.18 V. Fig. 7(a) shows in this range a ripple 
in the amplitude response of about 0.2 dB for 26 sections, 
or about 0.077-dB per section. 
The feasibility of the all-pass section of Fig. 1 is shown 
by Figs. 5-14. However, a first-order all-pass filter may 
not be the best solution. Higher order all-pass filters, as for 
instance, second-order filters with maximally flat phase 
response, have to be considered. This may lead to a larger 
usable bandwidth. Also, a larger delay time may be ob- 
tained with a smaller number of transistors. 
It has yet to be investigated whether it  is necessary to 
connect the source of each transistor to its own substrate. 
Connecting the substrate of each device to the power 
supply would largely reduce the parasitic capacitance on 
these nodes and the usable bandwidth would be much 
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larger. Furthermore, NMOS transistors could be used in 
the core which also enhances the speed of the circuits. 
The monotonously rising curve of the error voltage at 
the output of the multiplier as a function of V, (Fig. 4) 
gives the delay-time control system a very large capture 
range of about two octaves in frequency. T h s  is due to the 
use of an all-pass filter as a reference filter. Other types of 
reference filters such as low pass, high pass, or bandpass 
will always show a decline of the error voltage as a result 
of the decreasing amplitude of the filter response towards 
the lower and/or hgher frequencies. Consequently the 
application of such types of reference filters leads to 
capture ranges of 10-20 percent of the center frequency. 
The deviation of V, from the straight line in Fig. 13, as 
predicted by the simple relation of (17), is probably due to 
carrier mobility reduction, whch necessitates a hgher gate 
voltage to obtain a certain value of the transconductance 
than the simple square-law would predict. 
The temperature measurements shown in Fig. 15 have to 
be considered with ample wariness as the determination of 
the temperature could not be performed with great accu- 
racy. However, it shows the range in which the system 
performs well and moreover, as no noticable difference 
could be observed in the behavior of the second all-pass 
filter (ALLPASS2), it shows the feasibility of the system. 
Twente. They also thank 0. W. Memelink and W. J. A. de 
Heij for fruitful discussions. 
REFERENCES 
M. H. White er al., “Charge-coupled devices (CCD) adaptive dis- 
crete analog signal processing,” IEEE J .  Solid-State Circuits. vol. 
SC-14, no. 1, pp. 132-146, Feb. 1979. 
C .  F. N. Cowan, J. W. Arthur, J. Mavor, and P.B. Denyer. “CCD 
based adaptive filters: Realization and analysis,” IEEE Trans. 
Acoustics, Speech Signul Processing, vol. ASSP-29, no. 2, pp. 220-229, 
Apr. 1981. 
K. Nagaraj, “Switched capacitor delay circuit that is insensitive to 
capacitor mismatch and stray capacitance,” Electron. Lett., vol. 20, 
no. 16, pp. 663-664, Aug. 2,‘!984. 
K. Tan and P. R. Gray, Fully integrated analog filters using 
bipolar-JFET technology,” IEEE J .  Solid-State Circuits, vol. SC-13, 
no. 6, pp. 814-821, Dec. 1978. 
K. W. Moulding, J. R. Quartly, P. J. Rankin, R. S. Thompson, and 
G.  A. Wilson, “Gyrator video filter IC with automatic tuning,” 
IEEE J .  Solid-State Circuits, vol. SC-15, no. 6, pp. 963-967, Dec. 
1980. 
H. Khorramabadi and P. R. Gray, “High-frequency CMOS continu- 
ous-time filters,” I E E E  J .  Solid-Stute Circuits, vol. SC-19, no. 6, pp. 
939-948, Dec. 1984. 
Y. P. Tsividis, M. Banu. and J. Khoury, “Continuous-time 
MOSFET-C filters in VLSI,” IEEE Trans. Circuits $vst.. vol. CAS-33, 
no. 2, pp. 125-140, Feb. 1986. 
K. Bult and H. Wallinga, “A class of analog CMOS circuits based 
on the square-law characteristic of an MOS transistor in saturation.” 
IEEE J .  Solid-State Circuits, vol. 22, pp. 357-365, June 1987. 
J. 0. Voorman et al., “An automatic equalizer for echo reduction in 
Teletext on a single chip,” Philip Tech. Rev. ,  vol. 40, no. 11/12, pp. 
319-328, 1982. 
Klaas Bult was born in MariCnberg, The Nether- 
lands, on June 26, 1959 He received the M.S 
degree in electrical engneenng from the Unlvcr- 
sity of Twente, Enschede, The Netherlands, in 
1984, on the subject of a design method for 
CMOS op amps In January 1988 he received the 
Ph.D degree from the same university on the 
Subject of analog CMOS square-law circuits. 
He is now with Phlips Research Laboratories, 
Eindhoven, The Netherlands 
VIII. CONCLUSION 
A CMOS analog continuous-time delay line has been 
developed composed of cascaded current domain all-pass 
sections. The operation is based on the square-law behav- 
ior of an MOS transistor in the saturated region. An 
adaptive delay-time control system makes the delay time 
independent of processing and temperature variations. 
Measurements have been performed on an on-chip realiza- 
tion of the delay line of 26 stages and on a breadboard of 
the control system built around two all-pass sections on 
the same chip. The measurements show good results: a 
large capture range and good tracking of the reference 
frequency make the delay time very well controllable. We 
have demonstrated that it is possible to build an analog 
continuous-time delay line on the basis of analog CMOS 
circuits, using the square-law characteristic of an MOS 
transistor in saturation. 
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